
clk
c5
rst
c10
nxt_state2_i
RTL_INV
nxt_state1_i
RTL_AND
nxt_state2_i__0
RTL_INV
nxt_state1_i__0
RTL_AND
nxt_state_i
RTL_MUX
nxt_state_i__1
RTL_MUX
nxt_state1_i__1
RTL_OR
nxt_state_i__0
RTL_MUX
nxt_state_i__2
RTL_MUX
nxt_state_i__3
RTL_MUX
nxt_state_reg[1:0]
RTL_REG_ASYNC
state_i
RTL_MUX
nxt_state_i__4
RTL_MUX
out_i
RTL_MUX
state_reg[1:0]
RTL_REG_ASYNC
out_i__0
RTL_MUX
out_reg
RTL_REG_ASYNC
out
change5_i
RTL_MUX
change5_reg
RTL_REG_ASYNC
change5